Digital Asic Designer
Vor 22 Stunden
genf, Schweiz
CERN
Vollzeit
Kostenlos per E-Mail oder Google
Speichern Sie diesen Job und halten Sie Ihre Suche organisiert
Erstellen Sie ein kostenloses Konto, um Jobs zu speichern, Benachrichtigungen zu erstellen und von Ihrem Dashboard aus zu diesem Eintrag zurückzukehren.
Kostenlos per E-Mail oder Google
Wenn Sie fortfahren, akzeptieren Sie unsere Nutzungsbedingungen & Datenschutzerklärung.
Join CERN's EP-ESE-ME section in the development of a radiation-tolerant microcontroller ASIC for use in future particle physics detectors and accelerator systems. Operating in highly challenging radiation environments, these systems require robust and reliable embedded electronics. The project is based on an open-source RISC-V processing core and the CERN SOCRATES (System-On-Chip Radiation-Tolerant Ecosystem) framework for fault-tolerant So C design. The successful candidate will contribute to the full development cycle, from requirements definition and system architecture to implementation, verification, and post-silicon validation. Your
responsibilities:
Analyse application requirements across CERN's accelerator complex and particle physics detector systems to define technical specifications for the microcontroller ASIC. Contribute to the architecture, design, and validation of a radiation-tolerant microcontroller ASIC implemented in 65 nm or 28 nm CMOS technology. Support the definition of the So C architecture, including the selection and configuration of an appropriate RISC-V processing core. Design, integrate, and validate peripheral IP blocks within the CERN…
responsibilities:
Analyse application requirements across CERN's accelerator complex and particle physics detector systems to define technical specifications for the microcontroller ASIC. Contribute to the architecture, design, and validation of a radiation-tolerant microcontroller ASIC implemented in 65 nm or 28 nm CMOS technology. Support the definition of the So C architecture, including the selection and configuration of an appropriate RISC-V processing core. Design, integrate, and validate peripheral IP blocks within the CERN…